How does RAM boost your computer speed

How does RAM boost your computer speed

Posted in
No comments
By Unknown

INTRODUCTION TO COMPUTER MEMORY
This write-up provides an extended discussion of system RAM memory structures. It begins with descriptions of the various types of RAM memory devices commonly used in PC-compatible systems. The second phase of the write-up deals with memory organization and structures that are commonly employed with personal computers. Topics discussed here include SIMMs, DIMMs, memory banks, and error checking and correcting schemes. This should enable you to differentiate between the different categories of RAM and identify their normal system board locations and physical characteristics. You should also be able to select appropriate RAM types for a given computer configuration.
MEMORY SYSTEMS
There are normally three types of semiconductor memory found on system board. These include
  the system’s ROM BIOS ICs
  the system’s RAM memory
  the second-level cache memory
All the listed memory types are based on two types of semiconductor RAM technologies—static RAM (SRAM) and dynamic RAM (DRAM). Although they both perform the same basic storage functions, their methods of doing so are completely different. SRAM stores bits in a manner in which they will remain valid as long as power to the chip is not interrupted. On the other hand, DRAM requires periodic refreshing to maintain data, even if electrical power is applied to the chip. Whether the RAM is made up of static or dynamic RAM devices, all RAM systems have the disadvantage of being volatile. This means that any data stored in RAM will be lost if power to the computer is disrupted for any reason. On the other hand, both types of RAM have the advantage of being fast, with the capability to be written to and read from with equal ease. ROM, on the other hand is classified as nonvolatile memory.
Advanced DRAM
Both types of RAM are brought together to create an improved DRAM, referred to as enhanced DRAM  (EDRAM). By integrating an SRAM component into a DRAM device, a performance improvement of 40% can be gained. An independent write path allows the system to input new data without affecting the operation of the rest of the chip. These devices are used primarily in L2 cache memories. Another modified DRAM type, referred to as synchronous DRAM (SDRAM), employs special internal registers and clock signals to organize data requests from memory. Unlike asynchronous memory modules, SDRAM devices operate in synchronous with the system clock. Once an initial Read or Write access has been performed on the memory device, additional accesses can be conducted in a high speed burst mode that operates at one access per clock cycle. Special internal configurations also speed up the operation of the SDRAM memory. The SDRAM device employs internal interleaving techniques that permit one side of the memory to be accessed while the other half is completing an operation. Because there are two versions of SDRAM (2-clock and 4-clock), you must make certain that the SDRAM type you are using is supported by the system board’s chipset.
Advanced SDRAM
Advanced versions of SDRAM include:
   SDR-SDRAM—Single Data Rate SDRAM. This version of SDRAM transfers data on one edge of the system clock signal.
Ø  SGRAM—Synchronous Graphics RAM. This type of SDRAM is designed to handle high-performance graphics operations. It features dual-bank operations that permit two memory pages to be open at the same time.
  ESDRAM—Enhanced SDRAM. This advanced form of SDRAM employs small cache buffers to provide high data access rates. This type of SDRAM is used in L2 cache applications.
VCM-SDRAM—Virtual Channel Memory SDRAM. This memory design has onboard cache buffers to improve multiple access times and to provide I/O transfers on each clock cycle.
VCM-SDRAM requires a special chipset to support it.
Ø  DDR-SDRAM—Double Data Rate SDRAM. This is a form of SDR-SDRAM that can transfer data on both the leading and falling edges of each clock cycle. This capability doubles the data transfer rate of traditional SDR-DRAM. It is available in a number of standard formats, including SODIMMs for
portables.
Ø  EDDR-SDRAM—Enhanced DDR SDRAM. An advanced form of DDR-SRAM that employs onboard cache registers to deliver improved performance. Extended data out (EDO) memory increases the speed at which RAM operations are conducted by cutting out the 10-nanosecond wait time normally required between issuing memory addresses. This is accomplished by not disabling the data bus pins between bus cycles. EDO is an advanced type of fast page-mode DRAM also referred to as hyper page-mode DRAM. The advantage of EDO DRAM is encountered when multiple sequential memory accesses are performed. By not turning off the data pin, each successive access after the first access is accomplished in two clock cycles rather than three.
Special memory devices have also been designed to optimize video memory related activities. Among these devices are video RAM (VRAM) and Windows RAM (WRAM). In typical DRAM devices, access to the data stored inside is shared between the system microprocessor and the video controller. The microprocessor accesses the RAM to update the data in it and to keep it refreshed. The video controller moves data out of the memory to become screen information. Normally, both devices must access the data through the same data bus. VRAM employs a special dual-port access system to speed up video operations. WRAM, a special version of VRAM, is optimized to transfer blocks of data at a time. This allows it to operate at speeds of up to 150% of typical VRAM and costs up to 20% less. A company named Rambus has designed a proprietary DRAM memory technology that promises very high data delivery speeds.
The technology has been given a variety of different names that include Rambus DRAM (RDRAM), Direct Rambus DRAM (DRDRAM), and Rambus inline memory module (RIMM). The RIMM reference applies to a special 184-pin memory module that is designed to hold the Rambus devices. However, their high-speed transfer modes generate considerably more heat than normal DIMMs. Therefore, RIMM modules include an aluminum heat shield, referred to as a heat spreader, to protect the chips from overheating. The Rambus technology employs a special, internal 16-bit data channel that operates in conjunction with a 400MHz clock. The 16- bit channel permits the device to operate at much higher speeds than more conventional 64-bit buses. Although Intel had expressed some interest in exploring the technology for its future system board designs, the fact that it is a proprietary standard might hinder its acceptance in the market., RIMMs look similar to DIMMs, but they have a different pin count. RIMMs transfer data in 16-bit chunks. The faster access and transfer speed generates more heat. 
RAM
SRAM
Like Dynamic RAM, SRAM is available in a number of different types. Many of the memory organization techniques described for DRAM are also implemented in SRAM. Asynchronous SRAM—Is standard SRAM and delivers data from the memory to the microprocessor and returns it to the cache in one clock cycle.
Ø  Synchronous SRAM—Uses special clock signals and buffer storage to deliver data to the CPU in one clock cycle after the first cycle. The first address is stored and used to retrieve the data while the next address is on its way to the cache.
Ø  Pipeline SRAM—Uses three clock cycles to fetch the first data and then accesses addresses within the selected page on each clock cycle.
Ø  Burst-mode SRAM—Loads a number of consecutive data locations from the cache, over several clock cycles, based on a single address from the microprocessor. In digital electronics terms, a buffer is a holding area for data shared by devices that operate at different speeds or have different priorities. These devices permit a memory module to operate without the delays that other devices impose. Some types of SDRAM memory modules contain buffer registers directly on the module. The buffer registers hold and retransmit the data signals through the memory chips.
Memory Overhead
DRAM devices, commonly used for the system’s RAM, require periodic refreshing of their data to prevent it from disappearing. Some refreshing is performed by the system’s normal memory reading and writing cycles. However, additional circuitry must be used to ensure that every bit in all the memory registers is refreshed within the allotted timeframe. Another design factor associated with RAM is data error detection. A single, incorrect bit can shut down the entire system instantly. With bits constantly moving in and out of RAM, it is crucial that all the bits be transferred correctly. The most popular form of error detection in PC compatibles is parity checking. In this methodology, an extra bit is added to each word in RAM and checked each time it is used. Parity checking is a simple self test used to detect RAM readback errors. Like refreshing, parity checking requires additional circuitry and memory overhead to operate. When a parity error occurs, a Non-Maskable Interrupt (NMI) signal is generated in the system, causing the BIOS to execute its NMI handler routine. This routine will normally place a parity error message onscreen, along with an option to shut down the system or to continue. In other cases, the system will show a short memory count during the POST and lock up without an error message. Another possibility is that the system will count the memory, lock up, and reboot itself. If the memory error occurs higher in the physical memory device, this situation can occur after the operating system and applications have been loaded and started running. ECC SDRAM is a type of SDRAM that includes a fault detection/correction circuit that can detect and fix memory errors without shutting down the system. Occasionally, the information in a single memory bit can change states, which in turn causes a memory error to occur when the data is read from memory. Using a parity memory scheme, the system can detect that a bit has flipped when the memory is read, but it can only display a “Parity Error” message and freeze up. Although this prevents the bad data from being used or written away in the system, it also erases all current data from RAM. An ECC memory module has the capability to detect and correct a single-bit error, or to detect errors in two bits. The latter condition causes a parity error shutdown to occur as described earlier.
Cache Memory
One method of increasing the memory-access speed of a computer is called caching. This memory management method assumes that most memory accesses are made within a limited block of addresses. Therefore, if the contents of these addresses are relocated into a special section of high-speed SRAM, the microprocessor could access these locations without requiring any wait states. The original Intel Pentium had a built-in first-level cache that could be used for both instructions and data. The internal cache was divided into four 2KB blocks containing 128 sets of 16-byte lines each. Control of the internal cache is handled directly by the microprocessor. The microprocessor’s internal first-level cache is also known as an L1 cache. Many of the older Pentium system boards extended the caching capability of the microprocessor by adding an external, second- level 256KB/512KB memory cache. Like the L1 cache, the second-level cache can also be referred to as an L2 cache. Beginning with the Pentium Pro, Intel began placing the 256KB/512KB L2 cache in the same package with the Pentium processor core (however, it was not integrated directly into the actual IC design). In these cases, there is no additional cache memory on the system board. The primary objective of the cache memory’s control system is to maximize the ratio of hits to total accesses (hit rate) so that the majority of memory accesses are performed without wait states. One way to do this is to make the cache memory area as large as possible (thus raising the possibility of the desired information being in the cache). However, the relative cost, energy consumption, and physical size of SRAM devices work against this technique. Practical sizes for cache memories run between 16KB–512KB. However, the newest microprocessors (that is, Xeon and Itanium) used for server computers have created a third level—L3 cache. These microprocessors can support up to 4MB of cache in the cartridge.
TI I P
Memory Chips
SIMMS, DIMMS, AND BANKS
In the second generation AT-compatible PCs, manufacturers began using snap-in memory modules that mounted vertically on the system board in sockets. The earliest versions of these snap-in modules were single in-line memory modules (SIMMs). To better accommodate Pentium microprocessors, system boards shifted over to larger dual in-line memory modules (DIMMs). Both types of memory modules employ special snap-in sockets that support the module firmly. They are also keyed so that they cannot be plugged in backward. SIMM modules were traditionally available in 30-pin and 72-pin versions; DIMMs are larger 168-pin boards. SIMM and DIMM sockets are quite distinctive in that they are normally arranged side by side. However, they can be located anywhere on the system board. SIMMs typically come in 30-pin/8-bit or 72- pin/32-bit data-storage configurations. The 8-bit modules must be arranged in banks to match the data bus size of the system’s microprocessor. To work effectively with a 32-bit microprocessor, a bank of four 8-bit SIMMs would need to be used. Conversely, a single 32-bit SIMM could do the same job. DIMMs, on the other hand, typically come in 32-bit and 64-bit bus widths to service more powerful microprocessors. These devices must be organized properly to accommodate the size of the system’s data bus. In both cases, the modules can be accessed in smaller 8- and 16-bit segments. SIMMs and DIMMs also come in 9-, 36-, and 72-bit versions that include parity-checking bits for each byte of storage (that is, a 36-bit SIMM provides 32 data bits and 4 parity bits—one for each byte of data). PCs are typically sold with less than their full RAM capacity. This enables users to purchase a less expensive computer to fit their individual needs and yet retain the option to install more RAM if future applications call for it. SIMM and DIMM sizes are typically specified in an a-by-b format. For example, a 2x32 SIMM specification indicates that it is a dual, non-parity, 32-bit (4-byte) device. Using this scheme, the capacity is derived by multiplying the two numbers, and then dividing by 8 (or 9 for parity chips). Some newer system boards feature a three-DIMM slot arrangement, referred to as a split-bank arrangement. When you are working with this board, you must refer to its user manual to determine what types of memory can be used. The reason for this is that split-bank arrangements use a different specification for DIMM slot 1 than they do for DIMM slots 2 and 3. The odd slot will normally be organized into one bank while the other two slots combine to form the second bank. If you are not careful when populating these slots, you might create a situation in which the system’s memory controller cannot access all the installed RAM.

RAM SPEEDS
Another important factor to consider when dealing with RAM is its speed. Manufacturers mark RAM devices with speed information. DRAM modules are marked with a numbering system that indicates the number of clock cycles required for the initial Read operation, followed by information about the number of reads and cycles required to move a burst of data. As an example, a Fast Page Mode DRAM marked as 6-3-3-3 requires 6 cycles for the initial read and 3 cycles for each of three successive reads. This will move an entire 4- byte block of data. EDO and FPM can operate with bus speeds up to 66MHz. SDRAM devices are marked a little differently. Because they are designed to run synchronously with the system clock and use no wait states, a marking of 3:3:3 at 100MHz on an SDRAM module specifies that
Ø  The CAS signal setup time is 3 bus cycles.
Ø  The RAS to CAS changeover time is 3 cycles.
Ø  The RAS signal setup time is 3 clock cycles.
The bus speed is specified in MHz. These memory modules have been produced in the following specifications so far:
Ø  PC66 (66MHz or 15 nanoseconds)
Ø  PC83 (83MHz or 12 nanoseconds)
Ø  PC100 (100MHz or 10 nanoseconds)
Ø  PC133 (133MHz or 8 nanoseconds)
Ø  PC150 (150MHz or 4.5 nanoseconds)
Ø  PC166 (166MHz or 4 nanoseconds)

Continued advancements in memory module design have made the MHz and CAS time ratings obsolete. Onboard buffering and advanced access strategies have made these measurements inconsequential. Instead, memory performance is being measured by total data throughput (also referred to as bandwidth) and is being measured in terms of Gigabytes per second (Gbps). As an example, some of the new standard specifications include

Ø  PC1600 (1.6Gbps/200MHz/2:2:2)
Ø  PC2100 (2.1Gbps/266MHz/2:3:3)
Ø  PC2400 (2.6Gbps/300MHz/3:3:3)
Ø  PC2700 (2.6Gbps/333MHz/3:3:3)
Ø  PC3200 (3.2Gbps/400MHz/3:3:3)

When dealing with RAMBUS memory devices, you should be aware that they use special, proprietary, high-speed buses to interact with the microprocessor. Because the memory bus is proprietary to the RAMBUS design, other memory types cannot be substituted for them. These devices have existed in four different speed ratings. The original RAMBUS devices were rated for 400MHz operation. As the following list indicates, newer RAMBUS devices can be used with even faster memory buses:

Ø  PC-600 (600MHz RAMBUS/RDRAM/RIMM)
Ø  PC-700 (700MHz RAMBUS/RDRAM/RIMM)
Ø  PC-800 (800MHz RAMBUS/RDRAM/RIMM)

The system BIOS on these boards have a built-in autodetect function that can be used to automatically detect the type of memory devices that are installed and configure the memory bus specifically for it. Mixing memory device types can cause assorted memory errors including complete system failures, random lockups, and soft errors. If the autodetect setting is not selected in the BIOS, it is possible to set the system up to under clock or over clock the memory bus. The system board’s documentation will provide information about the types of devices it can use and their speed ratings. It is important to install RAM compatible with the bus speed that the system is running. Normally, installing RAM rated faster than the bus speed will not cause problems. However, installing slower RAM or mixing RAM speed ratings within a system might cause it not to start or toperiodically lock up



**You can always contact us for  any enquiry or if you need more materials or video tutorial on any computer  engineering work don't hesitate to contact us**

Computer Networking Guide

Computer Networking Guide

No comments
By Unknown

NETWORK ACCESS PROTOCOLS
In a network, some method must be used to determine which node has use of the network’s communications paths, and for how long it can have it. The network’s hardware protocol handles these functions, and is necessary to prevent more than one user from accessing the bus at any given time. If two sets of data are placed on the network at the same time, a data collision occurs and data is lost. Basically, there are two de-facto networking protocols in use: Ethernet and Token Ring.
Ethernet
The standard specification for Ethernet has been published by the International Electrical and Electronic Association (IEEE) as the IEEE-802.3 Ethernet protocol. Its methodology for control is referred to as carrier sense multiple access with collision detection (CSMA/CD). Using this protocol, a node that wants to transfer data over the network first listens to the LAN to determine whether it is in use. If the LAN is not in use, the node begins transmitting its data. If the network is busy, the node waits for the LAN to clear for a redetermined time, and then takes control of the LAN. If two nodes are waiting to use the LAN, they will periodically attempt to access the LAN at the same time. When this happens, a data collision occurs, and the data from both nodes is rendered useless. The receiver portion of the Ethernet controller monitors the transmission to detect collisions. When it senses the data bits overlapping, it halts the transmission, as does the other node. The transmitting controller generates an abort pattern code that is transmitted to all the nodes on the LAN, telling
them that a collision has occurred. This alerts any nodes that might be waiting to access the LAN that there is a problem. The receiving node dumps any data that it might have received before the collision occurred. Other nodes waiting to send data generate a random timing number and go into a holding pattern. The timing number is a waiting time that the node sits out before it tries to transmit. Because the number is randomly generated, the odds against two of the nodes trying to transmit again at the same time are very low. The Ethernet strategy provides for up to 1,024 users to share the LAN. From the description of its collision-recovery technique, however, it should be clear that with more users on an Ethernet LAN, more collisions are likely to occur, and the average time to complete an actual data transfer will be longer.
Ethernet Specifications
Ethernet is classified as a bus topology. The original Ethernet scheme was classified as a 10Mbps transmission protocol. The maximum length specified for Ethernet is 1.55 miles (2.5km), with a maximum segment length between nodes of 500 meters. This type of LAN is referred to as a 10BASE-5 LAN by the IEEE organization.
The XXBaseYY IEEE nomenclature designates that the maximum data rate across the LAN is 10Mbps, that it is a baseband LAN (verses broadband), and that its maximum segment length is 500 meters. One exception to this method is the 10BASE-2 implementation. The maximum segment length for this specification is 185 meters (almost 200). Newer Ethernet implementations produce LAN speeds of up to 100Mbps using UTP copper cabling. For these networks, the IEEE adopted 10BASET, 100BASET, and 100BASETX designations, indicating that they are operating on twisted-pair cabling and depend on its specifications for the maximum segment length. The 100BASE designation is referred to as Fast Ethernet. The TX version of the Fast Ethernet specification employs two pairs of twisted cable to conduct high-speed, full-duplex transmissions. The cables used with the TX version can be Cat 5 UTP or STP. There is also a 100BASEFX Fast Ethernet designation that indicates the network is using fiber-optic cabling. This specification is described later in this chapter.
Network cards capable of supporting both transmission rates are classified as 10/100 Ethernet cards. The recommended maximum length of a 10/100BASET segment is 100 meters. One problem with using 10/100BASE cards in a system is that the presence of a single 10BASET card in the network can slow down the entire network.
Ethernet Connections
Ethernet connections can be made through 50-ohm, coaxial cable (10BASE-5), thinnet coaxial cable 10BASE-2), or UTP cabling (10BASE-T). The original UTP LAN specification had a transmission rate that was stated as 1Mbps. Using UTP cable, a LAN containing up to 64 nodes can be constructed with the maximum distance between nodes set at 250 meters. Figure 18.8 depicts typical coaxial and UTP connections. Coaxial cables are attached to equipment through BNC (British Naval Connectors) connectors. In a 10BASE-2 LAN, the node’s LAN adapter card is usually connected directly to the LAN cabling, using a T-connector (for peer-to-peer networks), or by a BNC connector (in a client/server LAN). UTP LAN connections are made through modular RJ-45 registered jacks and plugs. RJ-45 connectors are very similar in appearance to the RJ-11 connectors used with telephones and modems. However, the RJ-45 connectors are considerably larger than the RJ-11 connectors. Some Ethernet adapters include 15-pin sockets that allow special systems, such as fiber-optic cabling, to be interfaced to them. Other cards provide specialized ST connectors for fiber-optic connections.
Configuration
Conductor
Maximum segment length
Node
Maximum length
Transfer rate
10base-2
RG-58
185m
30/1024
250km
10mps
10base-5
RG-8
500m
100/1024
2.5km
10mps
10base-T
UTP/STP
100m/200m
2/1024
2.5km
10mps
100base-T
UTP
100m
2/1024
2.5km
100mps
100Base-FT
FO
412m
1024
5km
100mps

Token Ring
Token Ring is a token-passing protocol operating on a ring topology. The token is a small frame that all nodes can recognize instantly.This access protocol standard specification is referred to as the IEEE-802.5 Token Ring Protocol. In a token-passing system, contention for use of the LAN between different nodes is handled by passing an electronic enabling code, called a token, from node to node. Only the node possessing the token can have control of the LAN.. The token is passed from node to node along the LAN. Each node is allowed to hold the token a prescribed amount of time. After sending its message, or after its time runs out, the node must transfer the token to the next node. If the next node has no message, it just passes the token along to the next designated node. Nodes do not have to be in numeric sequence; their sequences are programmed in the network management software. All nodes listen to the LAN during the token-passing time. The Token Ring cabling is a two-pair, shielded twisted-pair cable. The main cable is called the trunk cable, and the individual drops are referred to as the interface cable. The cables are grouped together in hardware units called concentrators. Internally, the concentrator’s ports are connected into a ring configuration. In this manner, the concentrator can be placed in a convenient area, and have nodes positioned where they are needed. Some Token Ring adapters provide nine-pin connectors for shielded twisted-pair (STP) cables as well. The data-transfer rate stated for Token Ring systems is between 4- and 16Mbps. Token-passing is less efficient than other protocols when the network load is light. It evenly divides the network’s usage among nodes, however, when traffic is heavy. It can also be extremely vulnerable to node crashes when that node has the token. LAN adapter cards are typically designed to monitor the LAN for such occurrences so that they can be corrected without shutting down the entire network. The IEEE specifications for both Ethernet (802.3) and Token Ring (802.5) make provisions for a high-speed, full-duplex mode (two way simultaneous communication). This mode is normally encountered in large networks that have multiple servers. Its primary use is to perform backup functions between the large system servers where a lot of data must be moved through the network. In full-duplex mode, the standard Ethernet transfer rate of 10Mbps is boosted to 20Mbps; the Token Ring rate is raised to 32Mbps. This mode is rarely encountered on desktop client units. These units tend to operate in half-duplex (two-way communication, but in only one direction at a time) mode.
Fiber-Optic LANs
As indicated earlier in this chapter, fiber-optic cabling offers the prospect of very high performance links for LAN implementation. It can handle much higher data-transfer rates than copper conductors and can use longer distances between stations before signal deterioration becomes a problem. In addition, fiber-optic cable offers a high degree of security for data communications: Because it does not radiate EMI signal information that can be detected outside the conductor, it does not tap easily, and it shows a decided signal loss when it is tapped into.


Fiber Ethernet Standards
The IEEE organization has created several fiber optic variations of the Ethernet protocol. They classify these variations under the IEEE- 803 standard. These standards are referenced as the 10/100BASE-F specification. Variations of this standard include á 10BASE-FP—This specification is used for passive star networks running at 10Mbps. It employs a special hub that uses mirrors to channel the light signals to the desired node. á 10BASE-FL—This specification is used between devices on the network. It operates in full-duplex mode and runs at 10Mbps. Cable lengths under this specification can range up to 2 kilometers. á 100BASE-FX—This protocol is identical to the 10BASE-FL specification with the exception that it runs at 100Mbps. This particular version of the specification is referred to as Fast Ethernet because it can easily run at the 100Mbps rate.
The FDDI Ring Standard
A Token Ring-like network standard has been developed around fiber-optic cabling: the Fiber Distributed Data Interface (FDDI) specification. The FDDI network was design to work almost exactly like a Token Ring network—with the exception that it works on two counter-rotating rings of fiber-optic cable. FDDI employs token passing access control and provides data transfer rates of 100Mbps. Using the second ring, FDDI can easily handle multiple frames of data moving across the network at any given time. Of course, the dual ring implementation provides additional network dependability because it can shift over to a single ring operation if the network controller senses that a break has occurred in one of the rings.
Infrared LANs
The IrDA infrared transmission specification makes provisions for multiple IrDA devices to be attached to a computer so that it can have multiple, simultaneous links to multiple IrDA devices. Figure 18.10 shows how IrDA links can be used to share computers and devices through a normal Ethernet hub. In these scenarios, the IrDA link provides the high-speed transmission media between the Ethernet devices.
Infared LAN Network


Wireless LANs
Recently, a variety of wireless local area networking (WLAN or LAWN) specification has been introduced into the market. These networks connect computer nodes together using high-frequency radio waves. The IEEE organization has presented a specification titled IEEE-802.11 to describe its wireless networking standard. A typical wireless LAN, consists of a wireless LAN adapter card with an RF antenna. The WLAN adapter cards in the various systems of the LAN communicate with each other and a host system through an Access Point device. Current wireless LANs operate in the range of 1Mbps transfer rates. Wireless LAN adapters are typically available in the form of PCI and PCMCIA cards.  
Wireless LAN Network

INSTALLING AND CONFIGURING LANS
A portion of the A+ Core Hardware objective 6.1 states that the test taker should be able to: Identify procedures for swapping and configuring network interface cards. Because PC technicians are typically responsible for maintaining the portion of the network that attaches to the computer, they must be able to install, configure, and service the network adapter card and cable.
LAN Adapter Cards
In a LAN, each computer on the network requires a network adapter card (also referred to as a network interface card or NIC), and every unit is connected to the network by some type of cabling. These cables are typically either twisted-pair wires, thick or thin coaxial cable, or fiber-optic cable. LAN adapter cards must have connectors that are compatible with the type of LAN cabling being used. Many Ethernet LAN cards come with both an RJ-45 and a BNC connector, so the cards can be used in any type of Ethernet configuration. Each adapter must have an adapter driver program loaded in its host computer to handle communications between the system and the adapter. These are the Ethernet and Token Ring drivers loaded to control specific types of LAN adapter cards. In addition to the adapter drivers, the network computer must have a network protocol driver loaded. This program can be referred to as the transport protocol, or just as the protocol. It operates between the adapter and the initial layer of network software to package and un-package data for the LAN. In many cases, the computer can have several different protocol drivers loaded so that the unit can communicate with computers that use other types of protocols. Typical protocol drivers include the Internetworking Packet Exchange/Sequential Packet Exchange (IPX/SPX) model produced by Novell, and the standard Transmission Control Protocol/Internet Protocol (TCP/IP) developed by the U.S. military for its ARPA network.
Installing LANs
Installing a LAN card in a PC follows the basic steps of installing most peripheral cards. Place the adapter card in a vacant expansion slot and secure it to the system unit’s back plate. Then, connect the LAN card to the network as directed by the manufacturer’s installation guide and load the proper software drivers for the installed adapter. 
**If you need a more pratical guide on Networking or video tutorial, guide you can contact our email address on akosmountain@yahoo.com or call us to our mobile line on +22508038632112. All will be sent for you within 24hrs of your message delivary free of charge and you must make sure you read our terms of use so that you will not violate  the condition our rules and regulations thank you**

About the Author

I am an internet expert who love to affect peoples' life positively for self reliance. I am so humble, delligent and creative.

Copyright © 2013 SOLLY TECHNOLOGY.
Designed by SOLLYTECH